IC 74157 PDF

Quad 2-line to 1-line Data Selectors/multiplexers. This X24C02 device has been acquired by IC Microsystems Sdn Bhd from Xicor, Inc. The X24C02 is. The LSTTL / MSI SN54 / 74LS is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select. S, 1 •, 16, Vcc. 1I0, 2, 15, E. 1I1, 3, 14, 4I0. 1Y, 4, 13, 4I1. 2I0, 5, 12, 4Y. 2I1, 6, 11, 3I0. 2Y, 7, 10, 3I1. GND, 8, 9, 3Y. Pin, Symbol, Description. 1, S, common data.

Author: Malarn Zurg
Country: Fiji
Language: English (Spanish)
Genre: Medical
Published (Last): 15 November 2008
Pages: 449
PDF File Size: 6.95 Mb
ePub File Size: 19.55 Mb
ISBN: 516-6-46122-292-2
Downloads: 45211
Price: Free* [*Free Regsitration Required]
Uploader: Mole

Figure 29 represents the diagram symbolic system and the mechanical equivalent of a multiplexer with 4 ways. How to make a site? To contact the author.

Form of the perso pages. A multiplexer can thus switch data made up of several bits. We will see how to produce using logical doors a comparator of 2 binary digits. For example for a multiplexer with 4 waysone needs 2 entries of order. That is to say to compare the two binary digits A and B.

High of page Preceding page 71457 page. That is translated in the table of figure Let us examine simplest of the multiplexers, that with 2 ways.

Most Related  BUZ901 DATASHEET PDF

A binary comparator is a logical circuit which carries out the comparison between 2 generally noted binary numbers A and B. The number of the entries of order is a function of the number of ways of the multiplexer. If a multiplexer has n input, it is said that it is about a multiplexer with n ways. Return to the synopsis. These circuits have several inputs and only one exit. In general, the selected entry carries in index the state lc to the combination of the entries of order.

Nibble Multiplexer: | Education Progresses Best When Knowledge is Shared Openly and Freely

The stitching of this circuit is given on figure 21, while figure 22 represents its logic diagram. By putting in series two comparatorsone can compare two numbers of 8 bits.

Using one or several entries of order, one switches one of the inputs towards the exit. Forms maths Geometry Physics 1.

The integrated circuit is a quadruple multiplexer with 2 ways at entry of common selection. All these considerations are translated in the truth table of figure Thus, one can compare numbers of 8, 12, 16 bits…. A multiplexer can be compared with a mechanical switch.

Dynamic page of welcome. The combinative network of figure 26 can provide the signal S.

The stitching and the logic diagram of this uc are given on figure The integrated circuit is a comparator 4 bitsi. According to the state of the entry of selection Athe exit S recopy either the D0 entry, or the D1 entry. We deduce the equation from it from S following: Its equation is thus A.

Most Related  ELFENTANZ GRIEG PDF

Quad 2-line to 1-line data selectors / multiplexers – Robotech Shop

Electronic forum and Poem. This table, one can extract the equation from the exit S following: In this chapter, we will examine logical circuits very much used to switch data: Click here for the following lesson or in the synopsis envisaged to this end.

Figure 25 gives the diagram symbolic system and the mechanical equivalent of a multiplexer to 2 ways.

When this entry is with state 1it is the data Bi which is transferred in Yi. Electronic forum and Infos.

Quad 2-line to 1-line data selectors / multiplexers 74157

The first circuit compares the weak weights of A with the weak weight of B. Static page of welcome. The number of the inputs of a multiplexer defines the number of ways of a multiplexer.