HT93LC46 DATASHEET PDF

HT93LC46 1k 3-wire CMOS Serial EePROM Features. Operating voltage VCC Read: V~V Write: V~V Low power consumption Operating: 5mA max. HT93LC46 datasheet, HT93LC46 circuit, HT93LC46 data sheet: HOLTEK – CMOS 1K 3-Wire Serial EEPROM,alldatasheet, datasheet, Datasheet search site for. HT93LC46 datasheet, HT93LC46 circuit, HT93LC46 data sheet: HOLTEK – 1K 3- Wire CMOS Serial EEPROM,alldatasheet, datasheet, Datasheet search site for.

Author: Faezilkree Doular
Country: Guatemala
Language: English (Spanish)
Genre: Spiritual
Published (Last): 28 May 2014
Pages: 161
PDF File Size: 4.96 Mb
ePub File Size: 7.6 Mb
ISBN: 551-1-38467-760-1
Downloads: 61415
Price: Free* [*Free Regsitration Required]
Uploader: Kem

The data on DO pin changes during the low-to-high edge hh93lc46 SK signal. Test Conditions Input rise and fall time: The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise.

However, Holtek ht9l3c46 no responsibility arising from the use of the specifications described. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The 8 bits dtasheet 16 bits data stream is preceded by a logical?

Htt93lc46 bits of memory are organized into 64 words of 16 bits each when the ORG pin is connected to VCC or organized into words of 8 bits each when it is tied to VSS. After the erase-all instruction set has been issued, the data erase feature is activated by the falling edge of CS.

Most Related  BICMOS TECHNOLOGY SEMINAR PDF

Holtek reserves the right to alter its products without prior notification. These are stress ratings only. Stresses exceeding the range specified under?

After the data word has been datashewt the internal address will be automatically incremented by 1 allowing the next consecutive data word to be read out without entering further address data. For successful instructions, CS must be low once after the instruction is sent. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required.

By so doing, the internal memory data can datashet protected. The following are the functional descriptions and timing diagrams of all seven instructions.

HT93LC46 데이터시트(PDF) – Holtek Semiconductor Inc

Functional operation of this device at other conditions beyond those listed in the specification is not implied dxtasheet prolonged exposure to extreme conditions may affect datashedt reliability. The DO pin will remain low but when the operation is over the DO pin will return to high and further instruction can be executed. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required.

The auto-timing write cycle includes an automatic erase-before-write capability.

(PDF) HT93LC46 Datasheet download

No data can datasheeet written into the device in the programming disabled state. After power on, the device is by default in the EWDS state.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. For the most up-to-date information, please visit our web site at http: Taipei Sales Office 4F-2, No.

Most Related  DOCUDESK FREE PDF

HT93LC46 Datasheet

There is an internal pull-up resistor on the ORG pin. At both the power on and power off state the ht93cl46 automatically entered the disable mode. The HT93LC46 contains seven instructions: After the write-all instruction set has been issued, the data writing is activated by the falling edge of CS. When the user selectable internal organization is arranged into 64? Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required.

By popular microcontroller, the versatile dattasheet interface including chip select CSserial clock SKdata input DI and data output DO can be easily controlled. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required.

The DO pin will remain low but when the operation is over, the DO pin will return to high and further instruction can be executed. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instructions can be executed. These serial instruction data presented at the DI input will be written into the device at the rising edge of SK.